Abstract-The first three-dimensional detectors with n and p electrodes that penetrate through the silicon substrate have been fabricated. Some expected properties, including low depletion voltages, wide voltage plateaus before leakage current limits are reached, and rapid charge collection are reviewed. Fabrication steps and initial test results for leakage currents and infrared signal detection are covered. The authors conclude with a description of current work, including fabrication of active-edge detectors, ones with sensitive areas that should extend to their physical edge.
I. INTRODUCTION

S
OLID-STATE semiconductor diode detectors were developed in 1949 [1] but did not become important for highenergy physics until the development of the microelectronics industry provided rapid advances in their technology. The first wave of improvements was to the detectors themselves, with the use of diffused junctions and oxide passivation [2] - [4] , photolithography [5] , [7] , high-resistivity silicon [6] , and getters [7] . The first devices which provided micron-level position information became possible as a consequence of the industry drive to fit ever-larger numbers of ever-smaller transistors on a single chip and of charge transfer devices primarily developed for optical applications [8] - [11] . The development of the first custom very large scale integration (VLSI) readout chip [12] was the key step that made the use of silicon microstrip vertex detectors possible at colliders and much easier in fixed target experiments. However, increasing radiation hardness and speed requirements at a number of new colliders are placing difficult, if not impossible, demands on the best this technology can offer.
Detectors with three-dimensional (3-D) electrodes penetrating into the substrate, such as shown in Fig. 1 , should have the capability of satisfying these stringent requirements. Such devices cannot be made by the methods of standard VLSI planar technology, which have been used up to now to make strip and pixel detectors (as well as all current VLSI electronics), since neither ion implantation nor diffusion can alter the silicon more than a few microns below the surface. This paper and two earlier ones [13] , [14] describe the beginning of what may be the next step beyond the existing planar detector technology-combining VLSI fabrication technology with the use of additional tools and techniques from the growing field of micromachining to make devices with structures no longer confined to the detector surfaces. Deep holes can now be etched, doped, and filled using these techniques.
The maximum drift and depletion distances are then set by the electrode spacings rather than the detector thickness. Both depletion voltages and collection times can then be kept small. (See Figs. 2 and 3.) Simulations of 3-D detector designs indicate the initial depletion voltages will be in the range of 1 to 10 V, depending on electrode diameter and pitch, and remain low, even with bulk radiation damage that increases the effective doping by a factor of ten. Peak fields, located where the depletion region borders the highly doped electrodes, are an order of magnitude below breakdown levels and can actually decrease under radiation, as a larger fraction of the voltage appears across the increasingly highly doped bulk.
Details of these calculations and some results are given in [13] and [14] . The calculations for the 3-D arrangement use the two-dimensional (2-D) finite element program, MEDICI [15] , which also handles such aspects of charge motion as drift, diffusion, and Ramo's theorem effects [16] , [17] . The calculations for the planar detector pulse shown in [18, Fig. 3 ] assume a zero-rise time amplifier to correspond with the amplifier-independent calculation in MEDICI.
0018-9499/99$10.00 © 1999 IEEE 3 . Signals, with the same total charge, from 3-D and from planar detectors. The calculation, described in [13] uses the geometry described in Fig. 2 . The pulse from the 3-D detector is assumed to come from a uniform track parallel to the electrodes and midway between the p + and a corner n + electrode. The applied voltage is 10 V and the p-type silicon bulk is assumed to have 10 12 dopant atoms/cm 3 . The (arbitrary) vertical scales are adjusted so both pulses have the same area.
II. EARLIER ATTEMPTS
Earlier attempts were made, in the period 1975-1982, to develop 3-D electrodes for detectors and chip-to-chip connectors for computers [19] using thermomigration to fabricate aluminum-doped p-type columns in an n-type silicon substrate. In this process, a silicon wafer has a temperature gradient imposed with the entire wafer maintained above the lowest melting point of an aluminum-silicon mixture. Aluminum, placed on the low-temperature surface, diffuses into the silicon, reducing the melting point and forming a molten zone. Aluminum then diffuses from the cooler high-concentration region to the warmer low-concentration region, extending the molten zone there and causing freezing at the cooler end which now has less aluminum. This process thus produces a column of dissolved aluminum in the silicon.
Papers by Anthony and Cline [20] and by Alcorn et al. [21] described arrays of deep diodes. Since electrodes of only one type were mentioned and made, the field between them would have had a long vertical component to either face and ionization charge a long average collection distance. Reference [20, Fig. 6] shows square columns with a 0.5-mm pitch on the top and the distorted columns as they emerge on the bottom of a 3-mm-thick silicon wafer.
A final paper, by Anthony [22] , showed how diodes can be formed by diffusion from holes formed by laser drilling. Again, only one type of electrode was made, and no actual use as a radiation detector was mentioned. A patent by Alcorn [23] mentioned n-doped columns from laser driven holes surrounded by p-type boxes formed by thermomigration. No papers were ever published showing either fabricated devices or results from beam tests or experiments.
III. THE UNDERLYING FABRICATION TECHNOLOGY
he fabrication of these 3-D detectors used the ability to bond wafers together [24] - [26] , to etch deep holes with vertical side walls and arbitrary cross sections [27] - [31] , to dope the walls [32] , and to fill them uniformly [33] from top to bottom. Doped holes are necessary because diffusion from deposited dopant molecules on the top or bottom surfaces cannot produce narrow columns, and the range of implanted ions is far too short. The use of photoresist in later steps requires the holes be filled. The full set of steps is shown in Table I and several corresponding schematic cross sections in Table II. IV. FABRICATION
A. Wafer Bonding
Bonding the detector wafer to a sacrificial support wafer prevented cracks from developing after the electrode holes were etched and during any of the stress-inducing steps following, such as their immersion in a 125 C H SO -H O solution. It also allowed the detector wafer to be back-thinned to any desired thickness and processed without additional yield losses due to accidental cracking. The bonding was done by removing all particulate matter from the surfaces (micron diameter particles will cause millimeter diameter unbonded regions), oxidizing the surfaces in steam, soaking in a 90 C H SO -H O solution followed by a dump rinse and a spin rinse, which left the surfaces coated with Si-OH groups. The two wafers were then aligned and pressed together. A wave of bonding traveled radially out from the point where pressure was applied. Hydrogen bonds, initially formed via water bridging, were then converted with heat to siloxane bonds: Si-OH HO-Si Si-O-Si H O as the water was driven off or sequestered in the oxides. After all fabrication steps are complete, the wafer top can be protected with photoresist, primarily to protect the region near the edges, then placed face down in an etcher while the support wafer, now on top, is etched off. The measurements described in this paper, however, were done with the support wafer left in place.
B. Etching Holes
The holes were etched with an inductively coupled plasma system [27] -[31] made by Surface Technology Systems. It forms fluorine ions from SF and drives them straight down onto the wafer, eventually forming the gas SF in unmasked parts of the wafer. Fluorine that does not react on the bottom of the hole could etch away the sides of the hole. To minimize this, after several seconds the plasma etching is stopped, the SF is pumped out, and then is replaced by C F -perfluorocyclobutane, a four-carbon single-bond ring molecule with two fluorines on each corner. In a plasma, single bonds are easily broken to yield CF and other radicals which form a teflon-like coating on all surfaces including the insides of the holes. Several seconds later, the C F is pumped out and replaced with SF . The modest accelerating voltage between the plasma and wafer allows the fluorine ions to rapidly etch the coating on the bottom of the hole, while the side-wall protection lasts through another etching cycle.
Since the etcher was new, we first etched arrays of holes and trenches of varying sizes, using the recommended settings.
(Studies now underway by other groups may further improve its performance beyond that seen with its initial settings [34] .) Optical microscopes with through-the-lens light systems have convergence angles that are far too large to illuminate most of the sides, let alone the bottom of the holes, and a depth of field that is far too small. Scanning electron microscopes have an adequate depth of field but still have illumination and angle-of-view problems.
Sawing through the etched wafer (and some of the holes) provided the needed side views. Chipping along the hole edges produced several micron irregularities which did not seriously degrade the diameter measurements. Fig. 4 shows saw cuts through typical holes. Fig. 5 (a), using data from those and many similar views, shows the depth reached as a function of etch time for four as-drawn (lithographic) diameters. Larger diameter holes etch more rapidly, as is evident from Fig. 5(a) .
There is also an increase in diameter, shown in Fig. 5 (b), due to imperfect sidewall protection. This is the main reason the current depth-to-diameter ratio is limited to 11.5, as shown in Fig. 5(c) . Fig. 6 shows a wafer from an initial test batch, illuminated with light coming from a ceiling light fixture through the holes. The bright squares on the right are highdensity arrays of holes for the p-electrodes of pixel detectors.
(This sort of view cannot be seen with wafers produced by current methods, since the support wafer is in place before any holes are etched.)
C. Filling the Holes
The holes were filled with polysilicon (poly) [33] so photoresist could later be spun evenly over the wafer surface. Also, the poly prevents the photoresist from being trapped in the holes, which is important since it must be removed from the wafer before any high-temperature furnace steps. In addition, if the lifetime in the poly is at least several nanoseconds long, it should be possible to make electrode diameters small enough that one sign of charge generated by ionizing radiation will diffuse out of the electrode into depleted silicon, allowing both signs of the charge to be collected. That lifetime has been increased by recrystallization of the poly at elevated temperatures. This process also decreases the stress of the poly. Some of the wafers, including the one used for this paper's results, omitted step 12 to further reduce the stress; the photoresist was able to span the small central hole. (If single crystal silicon could be grown, a radial gradient of dopant Poly deposited by low-pressure chemical vapor deposition using the capture and surface decomposition of silane makes a conformal coat since: 1) the silane mean free path is large compared with the dimensions of the hole and 2) the probability of attachment on any one collision is kept small by choice of the gas temperature. The most likely fate of any silane molecule entering a hole is to bounce a number of times and leave. When it does interact, it is almost as likely to be at the bottom as the top. Fig. 7 shows a saw cut through test structures where cylindrical pillars are centered in 290-m deep holes and connected to the wall by thin webs. Fig. 8 , an enlarged view of the 12-m diameter column on the right in Fig. 7 shows both the vertical nature of the etching and the conformal nature of the poly deposition. Fig. 8(a) shows the top, after deposition of a 2-m thick coat of poly. Other than a 0.4-m lip at the top, it is the same diameter as the bottom, shown in Fig. 8(b) , 290 m down. The diameter halfway down (not shown) is 1.2 m less, due, we believe, to thinning of the original etched column. Fig. 8(c) shows the bottom of a similar column without the poly. The poly not only makes a highly conformal coating, but also a smoother one. Normally, poly and single crystal silicon cannot be visually distinguished on a saw-cut surface, and so sawing through an array of filled holes cannot show that holes were even there. However, in the photomicrograph of Fig. 9 , a clear distinction can be seen in the cracked face of a wafer from the initial batch, before wafer bonding was used, as the crack propagates along the grain boundaries.
D. Doping
There are several ways to dope and fill the holes. 1) They could be doped first and then filled using lowpressure chemical vapor deposition. 2) They could be partially filled with poly, doped with the subsequent removal of any oxide, annealed to drive in the dopant, and filled with more poly. Although there is evidence in the literature that dopants diffuse rapidly through polysilicon, the rate depends on the exact conditions of the poly deposition. With no oxide layer at the single crystal surface, a signal charge might be collected from some or all of the poly electrode. We used phosphorus, rather than arsenic, for doping the n electrodes, since phosphorus also acts as a getter. (As does Fig. 10 shows these concentrations. The poly layer is easily recognized by its near constant dopant concentration, due to the rapid rate of diffusion in poly compared to that in single-crystal silicon. Fig. 10(a) and (b) , in which the dopants were deposited first, demonstrates that the poly growth is not affected by the presence of an underlying glass, heavily doped with either boron or phosphorus. Rapid diffusion of both boron and phosphorus through poly and into the single-crystal bulk using our operating conditions has been confirmed by the results shown in Fig. 10(c) and (d) .
Given the results of Fig. 10 (c) and (d), method (2) was used. Several microns of poly were deposited, the holes were doped with phosphorus, followed by a drive-in, and the holes were then filled with more poly. A similar set of steps with boron produced the p electrodes. Two items, planned for the next fabrication run, were omitted in this initial one so the first devices could be produced rapidly and with minimal complications: 1) a field implant or a gate on the field oxide, to prevent the electron sheets, induced by the positive charge at the oxide-silicon interface, from increasing the n to p electrode capacity and 2) active edges, which will be described briefly in the next section. Field implants, while desirable, are not required here, since all our detectors alternate n with p electrodes, and the resultant field lines parallel to the surface pull the electron sheet away from the p electrodes. This was covered in [13, Sec. 7 and Fig. 10 ].
V. ACTIVE EDGES
Detectors made using planar technology have an insensitive region around their edges due to a combination of three reasons as indicated in Fig. 11(a) .
1) The depletion region and its electric field, which bulges out from the last electrodes toward the nonpassivated saw cuts at the detector edges, must not reach them, and so require a safety margin. 2) Chips in the edges further intrude into this margin.
3) Space must be allowed for guard rings. showing two overlapping detectors, a support structure between them, and a track slanted in the direction that requires increased overlap beyond that shown in Fig. 11(a) for full efficiency.
For example, pixel sensors for the ATLAS detector at the Large Hadron Collider at CERN are planned to have an active region that is only 80-85% of the total area. If an experiment requires multiple overlapping detectors to fully cover an area, the overlap may need to be further increased to allow for slanted tracks as shown in Fig. 11(b) .
However, trenches can be etched and doped, just as holes can. Forming the detector edges with doped trenches could be used to produce detectors with no dead regions near their edges. Fig. 12(a) shows a set of trenches etched in a 525-mthick wafer, which was then sawed through at right angles to the trenches to show their cross section. Such trenches could terminate the horizontal electric field lines from the last rows of 3-D electrodes. The doping step could be followed by metal deposition with the metal continuing onto the top surface of the detector (possibly in contact with the heavily doped single crystal silicon below it). The edge potential, as well as that of all the n and p electrodes, would then be set entirely by top-side contacts. Fig. 12(b) shows a schematic view of the corners of two active edge detectors still on their supporting wafer. In addition to the reasons given in Section IV, the support wafer is needed after the trenches are etched to keep any fully diced parts in place during the final fabrication steps. Near or complete filling of the trenches is required to permit the smooth passage of spun-on photoresist in the final masking steps. These may include metal patterning and a final precision dicing etch in place of sawing. Etching away the support wafer would then be the final step.
It is not required that the chip be a rectangle if some other form, for instance a hexagon, made more efficient use of the wafer area. It would also not be required that its edges even be straight lines, if some other shape would produce better electric field properties. Of course, most of the time, active edges would be used to tile a large region with smaller edgebutted detectors, and the nonstraight edges would have to match each other. At the expense of additional steps, both n and p edges could be made. An oxidized edge is also possible, for example, between n and p edges, or by itself, though in that case it would charge up to values set by leakage currents and might not provide precise control of the edge fields.
Etched trenches rather than saw cuts might be used with planar detectors if the freedom from chips and greater accuracy in placement relative to other structures were important enough to justify the extra work.
VI. FABRICATED DEVICES
The mask set contains designs for 34 variations of 3-D detectors and six sets of test structures. They include the following.
1) Strip and pixel detectors with varying pitch, electrode diameter, guard arrangement, and electrode pattern. Some pixel detectors have individual cells that can be read out via wire-bond pads. 2) Pixel detectors with bump-bond pads that fit the standard ATLAS cell dimensions, with 2 or 3 n-type electrodes per cell with spacings of 100 or 67 microns and the same number of p-type electrodes with the same pitch. These geometries should reduce the voltage required to fully deplete the detectors after bulk radiation damage by factors of about 8 and 15. 3) Centimeter-long strip detectors using the same geometry as an ATLAS sensor, but with the individual 3-D pixel cells tied together to form strips which can be read out via standard silicon strip readout electronics. 4) A small pixel array, using the ATLAS sensor geometry, which has each cell connected to a bonding pad, allowing the detector to be tested using aluminum-wire bonding to standard front-end electronics. 5) Detectors in which the drift time within a cell is measured. 6) Sets of parallel trenches and concentric cylinders to measure capacitance and current versus voltage, providing information on the leakage currents, depletion voltages, device capacitances, and the effects of radiation damage. 7) Detectors with all electrodes of each polarity tied together, providing similar information for specific detector types. 8) Structures to determine the conductivity of the electrodes, the resistivity of the aluminum and diffusion layers, and of the contacts between them.
VII. INITIAL MEASUREMENTS
Initial current-voltage and infrared signal measurements were performed with the devices on the wafer, prior to dicing. Since the depleted area could extend well beyond the array in the undiced wafer, the outer three columns and rows (in order, p, n, and p) were connected with aluminum traces on the top, to form "guard fences" even though classical guard rings were not necessary inside any saw cuts, since corresponding points of the top and bottom were at the same voltage. The following results are then given for the well-defined area of the array inside them.
The measurements used arrays hooked up in alternating columns of n and p electrodes, with the n electrode locations shifted half a spacing along the column length relative to those of the neighboring p electrodes. Fig. 13 shows one with a 200-m n-to-n column pitch, with the p columns midway between. A second commonly used pitch was 100 m. The effective electrode diameter was slightly larger than the 17-m diameter of the etched holes due to dopant diffusion into the single-crystal silicon. The p-bulk was 121-m thick and had a dopant concentration of 1.2 10 /cm . With the exception of several isolated electrodes, all n and all p array electrodes are connected, so two leads from a power supply will energize the entire array. Three bands of guard fences (respectively, p-type, n-type, and p-type) surround the array. In future devices, these may be replaced with an active edge just outside of the detector array. ones of that type) are grounded, while a reverse voltage is applied to the ganged ones of the opposite type. Fig. 17 shows the pulse height from the p electrodes as the reverse bias across the detector is increased. A rapid rise to full charge collection is seen at 5 (8) V for the 100 (200)-m pitch arrays. The injected charge and pulse timing were arbitrary, set only to be large compared with noise, and small compared with any saturation voltage.
The signal from the n electrodes is more than an order of magnitude smaller up to about 54 V and then rapidly increases to its full value, as can be seen in Fig. 18 . This is due to the electron sheet at the surface mentioned in Section VII. The Picoprobe has an input resistance of 1 megohm, while the resistance of a single n electrode to the rest of the n electrodes through the sheet is of the order of 50 K at voltages just above full depletion for the bulk silicon, so most of the signal current goes to the other electrodes, even if it was initially collected by just one of them.
This can be seen directly from Fig. 19 , in which the resistance is measured between an individual electrode and the like-sign ganged electrodes as a function of the voltage between them and the opposite-sign electrodes for the 100-m pitch detector. For this measurement, the like-sign ganged electrodes are grounded as is the Picoprobe output. Since that has an input resistance of 1 megohm, the resistance through it to ground (and then to the other like-sign electrodes) is the upper limit of the resistance. It can be seen that the p electrode resistance goes to 1 megohm by 5 V, its depletion voltage, Fig. 18 . Pulse heights from isolated p and n electrodes under conditions similar to those of Fig. 17 . The rapid rise in the signal from the n electrode is due to its isolation as the surface electron sheet is pulled back by the applied voltage. The n-to-n electrode pitch is 200 m. Fig. 19 . Resistance between an individual electrode and the like-sign ganged electrodes as a function of the voltage between them and the opposite-sign electrodes for the 100-m pitch detector. The increase in resistance to 1 megohm (the input resistance of the 12C Picoprobe) occurs when the individual electrode is isolated from the others, for the p electrode, at the bulk depletion voltage, and for the n electrode, when the surface electron sheet is pulled back.
while that of the n electrodes rises just where its signal does also, at the voltage at which the induced surface charge is pulled back, and the individual n electrodes are isolated.
VIII. CONCLUSIONS
The first 3-D detectors have been fabricated. The initial onwafer -and infrared beam tests have been completed with satisfactory results. Additional testing is next planned with arrays in which columns of 3-D electrodes are connected to silicon strip detector readout electronics. Tests are also planned to measure the capacitance of the electrodes.
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